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Abstract
Designing effective architectures is one of the key factors behind the success of
deep neural networks. Existing deep architectures are either manually designed
or automatically searched by some Neural Architecture Search (NAS) methods.
However, even a well-searched architecture may still contain many non-significant
or redundant modules or operations (e.g., convolution or pooling), which may
not only incur substantial memory consumption and computation cost but also
deteriorate the performance. Thus, it is necessary to optimize the operations inside
an architecture to improve the performance without introducing extra computation
cost. Unfortunately, such a constrained optimization problem is NP-hard. To make
the problem feasible, we cast the optimization problem into a Markov decision
process (MDP) and seek to learn a Neural Architecture Transformer (NAT) to
replace the redundant operations with the more computationally efficient ones
(e.g., skip connection or directly removing the connection). Based on MDP, we
learn NAT by exploiting reinforcement learning to obtain the optimization policies
w.r.t. different architectures. To verify the effectiveness of the proposed strategies,
we apply NAT on both hand-crafted architectures and NAS based architectures.
Extensive experiments on two benchmark datasets, i.e., CIFAR-10 and ImageNet,
demonstrate that the transformed architecture by NAT significantly outperforms
both its original form and those architectures optimized by existing methods.
1 Introduction
Deep neural networks (DNNs) [25] have been producing state-of-the-art results in many challenging
tasks including image classification [12, 23, 42, 57, 58, 18, 11, 53], face recognition [38, 43, 56],
brain signal processing [33, 34], video analysis [50, 49] and many other areas [55, 54, 24, 3, 10, 9, 4].
One of the key factors behind the success lies in the innovation of neural architectures, such as
VGG [40] and ResNet[13]. However, designing effective neural architectures is often labor-intensive
and relies heavily on substantial human expertise. Moreover, the human-designed process cannot
fully explore the whole architecture space and thus the designed architectures may not be optimal.
Hence, there is a growing interest to replace the manual process of architecture design with Neural
Architecture Search (NAS).
Recently, substantial studies [29, 35, 61] have shown that the automatically discovered architectures
are able to achieve highly competitive performance compared to existing hand-crafted architectures.
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Figure 1: Comparison between Neural Architecture Optimization (NAO) [31] and our Neural
Architecture Transformer (NAT). Green blocks denote the two input nodes of the cell and blue blocks
denote the intermediate nodes. Red blocks denote the connections that are changed by NAT. The
accuracy and the number of parameters are evaluated on CIFAR-10 models.
However, there are some limitations in NAS based architecture design methods. In fact, since there
is an extremely large search space [35, 61] (e.g., billions of candidate architectures), these methods
often produce sub-optimal architectures, leading to limited representation performance or substantial
computation cost. Thus, even for a well-designed model, it is necessary yet important to optimize its
architecture (e.g., removing the redundant operations) to achieve better performance and/or reduce
the computation cost.
To optimize the architectures, Luo et al. recently proposed a neural architecture optimization (NAO)
method [31]. Specifically, NAO first encodes an architecture into an embedding in continuous space
and then conducts gradient descent to obtain a better embedding. After that, it uses a decoder to
map the embedding back to obtain an optimized architecture. However, NAO comes with its own
set of limitations. First, NAO often produces a totally different architecture from the input one
and may introduce extra parameters or additional computation cost. Second, similar to the NAS
based methods, NAO has a huge search space, which, however, may not be necessary for the task
of architecture optimization and may make the optimization problem very expensive to solve. An
illustrative comparison between our method and NAO can be found in Figure 1.
Unlike existing methods that design neural architectures, we seek to design an architecture optimiza-
tion method, called Neural Architecture Transformer (NAT), to optimize neural architectures. Since
the optimization problem is non-trivial to solve, we cast it into a Markov decision process (MDP).
Thus, the architecture optimization process is reduced to a series of decision making problems. Based
on MDP, we seek to replace the expensive operations or redundant modules in the architecture
with more computationally efficient ones. Specifically, NAT shall remove the redundant modules
or replace these modules with skip connections. In this way, the search space can be significantly
reduced. Thus, the training complexity to learn an architecture optimizer is smaller than those NAS
based methods, e.g., NAO. Last, it is worth mentioning that our NAT model can be used as a general
architecture optimizer which takes any architecture as the input and output an optimized one. In
experiments, we apply NAT to both hand-crafted and NAS based architectures and demonstrate the
performance on two benchmark datasets, namely CIFAR-10 [22] and ImageNet [8].
The main contributions of this paper are summarized as follows.
• We propose a novel architecture optimization method, called Neural Architecture Transformer
(NAT), to optimize arbitrary architectures in order to achieve better performance and/or reduce
computation cost. To this end, NAT either removes the redundant paths or replaces the original
operation with skip connection to improve the architecture design.
• We cast the architecture optimization problem into a Markov decision process (MDP), in which we
seek to solve a series of decision making problems to optimize the operations. We then solve the
MDP problem with policy gradient. To better exploit the adjacency information of operations in
an architecture, we propose to exploit graph convolution network (GCN) to build the architecture
optimization model.
• Extensive experiments demonstrate the effectiveness of our NAT on both hand-crafted and NAS
based architectures. Specifically, for hand-crafted models (e.g., VGG), our NAT automatically
introduces additional skip connections into the plain network and results in 2.75% improvement in
terms of Top-1 accuracy on ImageNet. For NAS based models (e.g., DARTS [29]), NAT reduces
30% parameters and achieves 1.31% improvement in terms of Top-1 accuracy on ImageNet.
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Figure 2: An example of the graph representation of a residual block and the diagram of operation
transformations. (a) a residual block [13]; (b) a graph view of residual block; (c) transformations
among three kinds of operations. N denotes a null operation without any computation, S denotes a
skip connection, and O denotes some computational modules other than null and skip connections.
2 Related Work
Hand-crafted architecture design. Many studies focus on architecture design and propose a
series of deep neural architectures, such as Network-in-network [27], VGG [40] and so on. Unlike
these plain networks that only contain a stack of convolutions, He et al. propose the residual
network (ResNet) [13] by introducing residual shortcuts between different layers. However, the
human-designed process often requires substantial human effort and cannot fully explore the whole
architecture space, making the hand-crafted architectures often not optimal.
Neural architecture search. Recently, neural architecture search (NAS) methods have been proposed
to automate the process of architecture design [61, 62, 35, 1, 59, 29, 2, 45, 41]. Some researchers
conduct architecture search by modeling the architecture as a graph [51, 20]. Unlike these methods,
DSO-NAS [52] finds the optimal architectures by starting from a fully connected block and then
imposing sparse regularization [17, 44] to prune useless connections. Besides, Jin et al. propose a
Bayesian optimization approach [19] to morph the deep architectures by inserting additional layers,
adding more filters or introducing additional skip connections. More recently, Luo et al. propose the
neural architecture optimization (NAO) [31] method to perform the architecture search on continuous
space by exploiting the encoding-decoding technique. However, NAO is essentially designed for
architecture search and often obtains very different architectures from the input architectures and
may introduce extra parameters. Unlike these methods, our method is able to optimize architectures
without introducing extra computation cost (See the detailed comparison in Figure 1).
Architecture adaptation and model compression. Several methods [48, 7, 6] have been proposed
to obtain compact architectures by learning the optimal settings of each convolution, including kernel
size, stride and the number of filters. To obtain compact models, model compression methods [26,
15, 30, 60] detect and remove the redundant channels from the original models. However, these
methods only change the settings of convolution but ignore the fact that adjusting the connections
in the architecture could be more critical. Recently, Cao et al. propose an automatic architecture
compression method [5]. However, this method has to learn a compressed model for each given
pre-trained model and thus has limited generalization ability to different architectures. Unlike these
methods, we seek to learn a general optimizer for any arbitrary architecture.
3 Neural Architecture Transformer
3.1 Problem Definition
Given an architecture space Ω, we can represent an architecture α as a directed acyclic graph (DAG),
i.e., α = (V, E), where V is a set of nodes that denote the feature maps in DNNs and E is an edge
set [61, 35, 29], as shown in Figure 2. Here, the directed edge eij ∈ E denotes some operation (e.g.,
convolution or max pooling) that transforms the feature map from node vi to vj . For convenience,
we divide the edges in E into three categories, namely, S, N , O, as shown in Figure 2(c). Here, S
denotes the skip connection, N denotes the null connection (i.e., no edge between two nodes), and
O denotes the operations other than skip connection or null connection (e.g., convolution or max
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pooling). Note that different operations have different costs. Specifically, let c(·) be a function to
evaluate the computation cost. Obviously, we have c(O) > c(S) > c(N).
In this paper, we seek to design an architecture optimization method, called Neural Architecture
Transformer (NAT), to optimize any given architecture into a better one with the improved perfor-
mance and/or less computation cost. To achieve this, an intuitive way is to make the original operation
with less computation cost, e.g., using the skip connection to replace convolution or using the null
connection to replace skip connection. Although the skip connection has slightly higher cost than
the null connection, it often can significantly improve the performance [13, 14]. Thus, we enable
the transition from null connection to skip connection to increase the representation ability of deep
networks. In summary, we constrain the possible transitions among O, S, and N in Figure 2(c) in
order to reduce the computation cost.
Note that the architecture optimization on an entire network is still very computationally expensive.
Moreover, we hope to learn a general architecture optimizer. Given these two concerns, we consider
learning a computational cell as the building block of the final architecture. To build a cell, we follow
the same settings as that in ENAS [35]. Specifically, each cell has two input nodes, i.e., v−2 and
v−1, which denote the outputs of the second nearest and the nearest cell in front of the current one,
respectively. Each intermediate node (marked as the blue box in Figure 1) also takes two previous
nodes in this cell as inputs. Last, based on the learned cell, we are able to form any final network.
3.2 Markov Decision Process for Architecture Optimization
In this paper, we seek to learn a general architecture optimizer α = NAT(β; θ), which transforms
any β into an optimized α and is parameterized by θ. Here, we assume β follows some distribution
p(·), e.g., multivariate uniformly discrete distribution. Let wα and wβ be the well-learned model
parameters of architectures α and β, respectively. We measure the performance of α and β by some
metric R(α,wα) and R(β,wβ), e.g., the accuracy on validation data. For convenience, we define the
performance improvement between α and β by R(α|β) = R(α,wα)−R(β,wβ).
To learn a good transformer α = NAT(β; θ) to optimize arbitrary β, we can maximize the expectation
of performance improvement R(α|β) over the distribution of β under a constraint of computation
cost c(α) ≤ κ, where c(α) measures the cost of α and κ is an upper bound of the cost. Then, the
optimization problem can be written as
max
θ
Eβ∼p(·) [R (α|β)] , s.t. c(α) ≤ κ. (1)
Unfortunately, it is non-trivial to directly obtain the optimal α given different β. Nevertheless,
following [61, 35], given any architecture β, we instead sample α from some well learned policy,
denoted by pi(·|β; θ), namely α ∼ pi(·|β; θ). In other words, NAT first learns the policy and then
conducts sampling from it to obtain the optimized architecture. In this sense, the parameters to be
learned only exist in pi(·|β; θ). To learn the policy, we solve the following optimization problem:
max
θ
Eβ∼p(·)
[
Eα∼pi(·|β;θ) R (α|β)
]
, s.t. c(α) ≤ κ, α ∼ pi(·|β; θ), (2)
where Eβ∼p(·) [·] and Eα∼pi(·|β;θ) [·] denote the expectation operation over β and α, respectively.
This problem, however, is still very challenging to solve. First, the computation cost of deep
networks can be evaluated by many metrics, such as the number of multiply-adds (MAdds), latency,
and energy consumption, making it hard to find a comprehensive measure to accurately evaluate
the cost. Second, the upper bound of computation cost κ in Eqn. (1) may vary for different cases
and thereby is hard to determine. Even if there already exists a specific upper bound, dealing with
the constrained optimization problem is still a typical NP-hard problem. Third, how to compute
Eβ∼p(·)
[
Eα∼pi(·|β;θ) R (α|β)
]
remains a question.
To address the above challenges, we cast the optimization problem into an architecture transformation
problem and reformulate it as a Markov decision process (MDP). Specifically, we optimize archi-
tectures by making a series of decisions to alternate the types of different operations. Following the
transition graph in Figure 2(c), as c(O) > c(S) > c(N), we can naturally obtain more compact archi-
tectures than the given ones. In this sense, we can achieve the goal to optimize arbitrary architecture
without introducing extra cost into the architecture. Thus, for the first two challenges, we do not have
to evaluate the cost c(α) or determine the upper bound κ. For the third challenge, we estimate the
expectation value by sampling architectures from p(·) and pi(·|β; θ) (See details in Section 3.4).
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MDP formulation details. A typical MDP [39] is defined by a tuple (S,A, P,R, q, γ), where S is a
finite set of states, A is a finite set of actions, P : S ×A× S → R is the state transition distribution,
R : S ×A → R is the reward function, q : S → [0, 1] is the distribution of initial state, and γ ∈ [0, 1]
is a discount factor. Here, we define an architecture as a state, a transformation mapping β → α as
an action. Here, we use the accuracy improvement on the validation set as the reward. Since the
problem is a one-step MDP, we can omit the discount factor γ. Based on the problem definition, we
transform any β into an optimized architecture α with the policy pi(·|β; θ). Then, the main challenge
becomes how to learn an optimal policy pi(·|β; θ). Here, we exploit reinforcement learning [46] to
solve the problem and propose an efficient policy learning algorithm.
Search space of NAT over a cell structure. For a cell structure with B nodes and 3 states for each
edge, there are 2(B−3) edges and the size of the search space w.r.t. a specific β is |Ωβ | = 32(B−3).
However, NAS methods [35, 61] have a large search space with the size of k2(B−3)((B − 2)!)2,
where k is the number of candidate operations (e.g., k=5 in ENAS [35] and k=8 in DARTS [29]).
3.3 Policy Learning by Graph Convolutional Neural Networks
To learn the optimal policy pi(·|β; θ) w.r.t. an arbitrary architecture β, we propose an effective
learning method to optimize the operations inside the architecture. Specifically, we take an arbitrary
architecture graph β as the input and output the optimization policy w.r.t β. Such a policy is used to
optimize the operations of the given architecture. Since the choice of operation on an edge depends
on the adjacent nodes and edges, we have to consider the attributes of both the current edge and
its neighbors. For this reason, we employ a graph convolution networks (GCN) [21] to exploit
the adjacency information of the operations in the architecture. Here, an architecture graph can be
represented by a data pair (A,X), whereA denotes the adjacency matrix of the graph andX denotes
the attributes of the nodes together with their two input edges3. We consider a two-layer GCN and
formulate the model as:
Z = f(X,A) = Softmax
(
Aσ
(
AXW(0)
)
W(1)WFC
)
, (3)
whereW(0) andW(1) denote the weights of two graph convolution layers,WFC denotes the weight
of the fully-connected layer, σ is a non-linear activation function (e.g., the Rectified Linear Unit
(ReLU) [32]), and Z refers to the probability distribution of different candidate operations on the
edges, i.e., the learned policy pi(·|β; θ). For convenience, we denote θ = {W(0),W(1),WFC} as the
parameters of the architecture transformer. To cover all possible architectures, we randomly sample
architectures from the whole architecture space and use them to train our model.
Differences with LSTM. The architecture graph can also be processed by the long short-term
memory (LSTM) [16], which is a common practice in NAS methods [31, 61, 35]. In these methods,
LSTM first treats the graph as a sequence of tokens and then learns the information from the sequence.
However, turning a graph into a sequence of tokens may lose some connectivity information of
the graph, leading to limited performance. On the contrary, our GCN model can better exploit the
information from the graph and yield superior performance (See results in Section 4.4).
3.4 Training and Inference of NAT
We apply the policy gradient [46] to train our model. The overall scheme is shown in Algorithm 1,
which employs an alternating manner. Specifically, in each training epoch, we first train the model
parameters w with fixed transformer parameters θ. Then, we train the transformer parameters θ by
fixing the model parameters w.
Training the model parameters w. Given any θ, we need to update the model parameters w
based on the training data. Here, to accelerate the training process, we adopt the parameter sharing
technique [35], i.e., we construct a large computational graph, where each subgraph represents a
neural network architecture, hence forcing all architectures to share the parameters. Thus, we can use
the shared parameters w to represent the parameters for different architectures. For any architecture
β ∼ p(·), let L(β,w) be the loss function on the training data, e.g., the cross-entropy loss. Then,
given any m sampled architectures, the updating rule for w with parameter sharing can be given by
w ← w − η 1m
∑m
i=1∇wL(βi, w), where η is the learning rate.
3Due to the page limit, we put the detailed representation methods in the supplementary.
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Algorithm 1 Training method for Neural Architecture Transformer (NAT).
Require: The number of sampled input architectures in an iteration m, the number of sampled optimized
architectures for each input architecture n, learning rate η, regularizer parameter λ in Eqn. (4), input
architecture distribution p(·), shared model parameters w, transformer parameters θ.
1: Initiate w and θ.
2: while not convergent do
3: for each iteration on training data do
4: // Fix θ and update w.
5: Sample βi ∼ p(·) to construct a batch {βi}mi=1.
6: Update the model parameters w by descending the gradient:
7: w ← w − η 1
m
∑m
i=1∇wL(βi, w).
8: end for
9: for each iteration on validation data do
10: // Fix w and update θ.
11: Sample βi ∼ p(·) to construct a batch {βi}mi=1.
12: Obtain {αj}nj=1 according to the policy learned by GCN.
13: Update the transformer parameters θ by ascending the gradient:
14: θ ← θ+η 1
mn
∑m
i=1
∑n
j=1
[∇θ log pi(αj |βi; θ)(R(αj , w)−R(βi, w))+λ∇θH(pi (·|βi; θ) )].
15: end for
16: end while
Training the transformer parameters θ. We train the transformer model with policy gradient [46].
To encourage exploration, we introduce an entropy regularization term into the objective to prevent
the transformer from converging to a local optimum too quickly [62], e.g., selecting the “original”
option for all the operations. Given the shared parameters w, the objective can be formulated as
J(θ) = Eβ∼p(·)
[
Eα∼pi(·|β;θ) [R (α,w)−R (β,w)] + λH
(
pi(·|β; θ))]
=
∑
β
p(β)
[∑
α
pi(α|β; θ)(R (α,w)−R (β,w) )+ λH(pi(·|β; θ))] . (4)
where p(β) is the probability to sample some architecture β from the distribution p(·), pi(α|β; θ)
is the probability to sample some architecture α from the distribution pi(·|β; θ), H(·) evaluates the
entropy of the policy, and λ controls the strength of the entropy regularization term. For each input
architecture, we sample n optimized architectures {αj}nj=1 from the distribution pi(·|β; θ) in each
iteration. Thus, the gradient of Eqn. (4) w.r.t. θ becomes4
∇θJ(θ) ≈ 1
mn
m∑
i=1
n∑
j=1
[∇θ log pi(αj |βi; θ)(R(αj , w)−R(βi, w))+ λ∇θH(pi(·|βi; θ))] . (5)
The regularization term H
(
pi(·|βi; θ)
)
encourages the distribution pi(·|β; θ) to have high entropy,
i.e., high diversity in the decisions on the edges. Thus, the decisions for some operations would be
encouraged to choose the “identity” or “null” operations during training. As a result, NAT is able to
sufficiently explore the whole search space to find the optimal architecture.
Inference the optimized architecture. We do not explicitly obtain the optimized architecture via
α = NAT(β;$). Instead, we conduct sampling according to the learned probability distribution.
Specifically, we first sample several candidate optimized architectures from the learned policy
pi(·|β; θ) and then select the architecture with the highest validation accuracy. Note that we can also
obtain the optimized architecture by selecting the operation with the maximum probability, which,
however, tends to reach a local optimum and yields worse results than the sampling based method
(See comparisons in Section 4.4).
4 Experiments
In this section, we apply NAT on both hand-crafted and NAS based architectures, and conduct
experiments on two image classification benchmark datasets, i.e., CIFAR-10 [22] and ImageNet [8].
All implementations are based on PyTorch.5
4We put the derivations of Eqn. (5) in the supplementary.
5The source code of NAT is available at https://github.com/guoyongcs/NAT.
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Table 1: Performance comparisons of the optimized architectures obtained by different methods based
on hand-crafted architectures. “/” denotes the original models that are not changed by architecture
optimization methods.
CIFAR-10 ImageNet
Model Method #Params (M) #MAdds (M) Acc. (%) Model Method #Params (M) #MAdds (M) Acc. (%)Top-1 Top-5
VGG16
/ 15.2 313 93.56
VGG16
/ 138.4 15620 71.6 90.4
NAO[31] 19.5 548 95.72 NAO [31] 147.7 18896 72.9 91.3
NAT 15.2 315 96.04 NAT 138.4 15693 74.3 92.0
ResNet20
/ 0.3 41 91.37
ResNet18
/ 11.7 1580 69.8 89.1
NAO [31] 0.4 61 92.44 NAO [31] 17.9 2246 70.8 89.7
NAT 0.3 42 92.95 NAT 11.7 1588 71.1 90.0
ResNet56
/ 0.9 127 93.21
ResNet50
/ 25.6 3530 76.2 92.9
NAO [31] 1.3 199 95.27 NAO [31] 34.8 4505 77.4 93.2
NAT 0.9 129 95.40 NAT 25.6 3547 77.7 93.5
MobileNetV2
/ 2.3 91 94.47
MobileNetV2
/ 3.4 300 72.0 90.3
NAO [31] 2.9 131 94.75 NAO [31] 4.5 513 72.2 90.6
NAT 2.3 92 95.17 NAT 3.4 302 72.5 91.0
View of Graph View of Network
VGG Cell
VGG
NAT-VGG -2 -1 out
ResNet
NAT-ResNet
Residual Cell
-2 -1 out
Architecture
MobileNetV2 Cell
-2 -1 out
MobileNetV2
NAT-MobileNetV2
Figure 3: Architecture optimization results of hand-crafted architectures. We provide both the views
of graph (left) and network (right) to show the differences in architecture.
4.1 Implementation Details
We consider two kinds of cells in a deep network, including the normal cell and the reduction cell. The
normal cell preserves the same spatial size as inputs while the reduction cell reduces the spatial size
by 2×. Both the normal and reduction cells contain 2 input nodes and a number of intermediate nodes.
During training, we build the deep network by stacking 8 basic cells and train the transformer for 100
epochs. We set m = 1, n = 1, and λ = 0.003 in the training. We split CIFAR-10 training set into
40% and 60% slices to train the model parameters w and the transformer parameters θ, respectively.
As for the evaluation of the networks with different architectures, we replace the original cell with the
optimized one and train the model from scratch. Please see more details in the supplementary. For all
the considered architectures, we follow the same settings of the original papers. In the experiments,
we only apply cutout to the NAS based architectures on CIFAR-10.
4.2 Results on Hand-crafted Architectures
In this experiment, we apply NAT on three popular hand-crafted models, i.e., VGG [40], ResNet [13],
and MobileNet [37]. To make all architectures share the same graph representation method defined in
Section 3.2, we add null connections into the hand-crafted architectures to ensure that each node has
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Table 2: Comparisons of the optimized architectures obtained by different methods based on NAS
based architectures. “-” denotes that the results are not reported. “/” denotes the original models that
are not changed by architecture optimization methods. † denotes the models trained with cutout.
CIFAR-10 ImageNet
Model Method #Params (M) #MAdds (M) Acc. (%) Model Method #Params (M) #MAdds (M) Acc. (%)Top-1 Top-5
AmoebaNet† [36]
/
3.2 - 96.73 AmoebaNet [36]
/
5.1 555 74.5 92.0
PNAS† [28] 3.2 - 96.67 PNAS [28] 5.1 588 74.2 91.9
SNAS† [47] 2.9 - 97.08 SNAS [47] 4.3 522 72.7 90.8
GHN† [51] 5.7 - 97.22 GHN [51] 6.1 569 73.0 91.3
ENAS† [35]
/ 4.6 804 97.11
ENAS [35]
/ 5.6 679 73.8 91.7
NAO [31] 4.5 763 97.05 NAO [31] 5.5 656 73.7 91.7
NAT 4.6 804 97.24 NAT 5.6 679 73.9 91.8
DARTS† [29]
/ 3.3 533 97.06
DARTS [29]
/ 4.9 595 73.1 91.0
NAO [31] 3.5 577 97.09 NAO [31] 5.1 627 73.3 91.1
NAT 3.0 483 97.28 NAT 3.9 515 74.4 92.2
NAONet† [31]
/ 128 66016 97.89
NAONet [31]
/ 11.35 1360 74.3 91.8
NAO [31] 143 73705 97.91 NAO [31] 11.83 1417 74.5 92.0
NAT 113 58326 98.01 NAT 8.36 1025 74.8 92.3
NAT-ENAS
ENAS
NAT-DARTS
DARTS
Normal cell Reduction cellArchitecture
NAT-NAONet
NAONet
Figure 4: Architecture optimization results on the architectures of NAS based architectures.
two input nodes (See examples in Figure 3). For a fair comparison, we build deep networks using the
original and optimized architectures while keeping the same depth and number of channels as the
original models. We compare NAT with a strong baseline method Neural Architecture Optimization
(NAO) [31]. We show the results in Table 1 and the corresponding architectures in Figure 3. From
Table 1, although the models with NAO yield better performance than the original ones, they often
have more parameters and higher computation cost. By contrast, our NAT based models consistently
outperform the original models by a large margin with approximately the same computation cost.
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Table 3: Performance comparisons of the architectures obtained by different methods on CIFAR-10.
The reported accuracy (%) is the average performance of five runs with different random seeds. “/”
denotes the original models that are not changed by architecture optimization methods. † denotes the
models trained with cutout.
Method VGG16 ResNet20 MobileNetV2 ENAS† DARTS† NAONet†
/ 93.56 91.37 94.47 97.11 97.06 97.89
Random Search 93.17 91.56 94.38 96.58 95.17 96.31
LSTM 94.45 92.19 95.01 97.05 97.05 97.93
Maximum-GCN 94.37 92.57 94.87 96.92 97.00 97.90
Sampling-GCN (Ours) 95.93 92.97 95.13 97.21 97.26 97.99
4.3 Results on NAS Based Architectures
For the automatically searched architectures, we evaluate the proposed NAT on three state-of-the-art
NAS based architectures, i.e., DARTS [29], NAONet [31], and ENAS [35]. Moreover, we also
compare our optimized architectures with other NAS based architectures, including AmoebaNet [36],
PNAS [28], SNAS [47] and GHN [51]. From Table 2, all the NAT based architectures yield higher
accuracy than their baseline models and the models optimized by NAO on CIFAR-10 and ImageNet.
Compared with other NAS based architectures, our NAT-DARTS performs the best on CIFAR-10
and achieves the competitive performance compared to the best architecture (i.e., AmoebaNet)
on ImageNet with less computation cost and fewer number of parameters. We also visualize the
architectures of the original and optimized cell in Figure 4. As for DARTS and NAONet, NAT
replaces several redundant operations with the skip connections or directly removes the connection,
leading to fewer number of parameters. While optimizing ENAS, NAT removes the average pooling
operation and improves the performance without introducing extra computations.
4.4 Comparisons of Different Policy Learners
In this experiment, we compare the performance of different policy learners, including Random
Search, LSTM, and the GCN method. For the Random Search method, we perform random transitions
among O, S, and N on the input architectures. For the GCN method, we consider two variants which
infer the optimized architecture by sampling from the learned policy (denoted by Sampling-GCN)
or by selecting the operation with the maximum probability (denoted by Maximum-GCN). From
Table 3, our Sampling-GCN method outperforms all the considered policies on different architectures.
These results demonstrate the superiority of the proposed GCN method as the policy learner.
4.5 Effect of Different Graph Representations on Hand-crafted Architectures
In this experiment, we investigate the effect of different graph representations on hand-crafted
architectures. Note that an architecture may correspond to many different topological graphs,
especially for the hand-crafted architectures, e.g., VGG and ResNet, where the number of nodes is
smaller than that of our basic cell. For convenience, we study three different graphs for VGG and
ResNet20, respectively. The average accuracy of NAT-VGG is 95.83% and outperforms the baseline
VGG with the accuracy of 93.56%. Similarly, our NAT-ResNet20 yields the average accuracy of
92.48%, which is also better than the original model. We put the architecture and the performance of
each possible representation in the supplementary. In practice, the graph representation may influence
the result of NAT and how to alleviate its effect still remains an open question.
5 Conclusion
In this paper, we have proposed a novel Neural Architecture Transformer (NAT) for the task of
architecture optimization. To solve this problem, we cast it into a Markov decision process (MDP)
by making a series of decisions to optimize existing operations with more computationally efficient
operations, including skip connection and null operation. To show the effectiveness of NAT, we
apply it to both hand-crafted architectures and Neural Architecture Search (NAS) based architectures.
Extensive experiments on CIFAR-10 and ImageNet datasets demonstrate the effectiveness of the
proposed method in improving the accuracy and the compactness of neural architectures.
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